首页> 外文会议>Electronics, Circuits and Systems, 2001. ICECS 2001. The 8th IEEE International Conference on >Power exploration of parallel embedded architectures implementing data-reuse transformations
【24h】

Power exploration of parallel embedded architectures implementing data-reuse transformations

机译:实现数据重用转换的并行嵌入式体系结构的功能探索

获取原文

摘要

Efficient use of data-reuse transformations combined with a custom memory hierarchy that exploits the temporal locality of data related memory accesses can have a significant impact on system power consumption, especially in data dominated applications e.g. multimedia processing. In this paper the effect of data-reuse decisions on power consumption, area and performance of multimedia applications implemented on uni- and dual-processor embedded cores is explored. By this work it is clarified that conclusions for the transformations effect on multi-processor architectures can be extracted by the corresponding effect on the uniprocessor architecture. In this way the exploration space can be significantly reduced. A motion estimation algorithm, namely the two-dimensional logarithmic search, and a discrete cosine transform (DCT) algorithm are used as demonstrator applications.
机译:数据重用转换的有效利用与利用与数据相关的存储器访问的时间局部性的自定义存储器层次结构相结合,可能会对系统功耗产生重大影响,尤其是在以数据为主的应用程序中(例如多媒体处理。本文探讨了数据重用决策对在单处理器和双处理器嵌入式内核上实现的多媒体应用的功耗,面积和性能的影响。通过这项工作,阐明了可以通过对单处理器体系结构的相应效果来提取对多处理器体系结构的转换效果的结论。这样,可以大大减少探索空间。运动估计算法(即二维对数搜索)和离散余弦变换(DCT)算法用作演示程序应用程序。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号