首页> 外文会议>International conference on signal processing;ICSP'96 >The design and Implementation of DSP TMS320C40 Parallel Processing System
【24h】

The design and Implementation of DSP TMS320C40 Parallel Processing System

机译:DSP TMS320C40并行处理系统的设计与实现

获取原文

摘要

This paper presents the design and implementation of four C40 based parallel processing system. It is comprised of four single CPU ISA-bus board. All four C40s are fully connected together through comports. The supporting software presently include basic tools such as simulator, assembler, linker, C compiler, parallel run-time support library. Four CPU debug/monit software was also developed to ease programming . As example, parallel FFT has been implemented using the system. Under the control of an IBM-PC, the system peak performance is 200MFLOPS and can be further expanded. It is suitable for radar , sonar , image signal processing.
机译:本文介绍了四个基于C40的并行处理系统的设计和实现。它由四个单CPU ISA总线板组成。所有四个C40通过端口完全连接在一起。目前,支持软件包括基本工具,例如模拟器,汇编器,链接器,C编译器,并行运行时支持库。还开发了四个CPU调试/监控软件来简化编程。例如,已经使用该系统实现了并行FFT。在IBM-PC的控制下,系统的峰值性能为200MFLOPS,并且可以进一步扩展。它适用于雷达,声纳,图像信号处理。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号