首页> 外文会议>IEEE Applied Power Electronics Conference and Exposition >SVPWM Techinque with Reduced Common Mode Voltage for Three-Phase Voltage Source Inverter
【24h】

SVPWM Techinque with Reduced Common Mode Voltage for Three-Phase Voltage Source Inverter

机译:用于三相电压源逆变器的共模电压降低的SVPWM技术

获取原文

摘要

The high frequency switching in PWM power inverters causes high frequency common-mode voltage components, inducing electromagnetic interference in communication systems, overvoltage stress in the winding insulation and bearing currents through the machines for drive applications, which, over time, causes damages and premature bearing failures. In this paper is presented a novel SVPWM technique to reduce the high frequencies components in the common-mode voltage for three-phase PWM inverters.
机译:PWM电力逆变器中的高频开关会引起高频共模电压分量,在通信系统中引起电磁干扰,绕组绝缘中的过压应力以及通过驱动设备的机器的轴承电流,随着时间的流逝,会导致损坏和轴承过早损坏失败。本文提出了一种新颖的SVPWM技术,可以减少三相PWM逆变器共模电压中的高频分量。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号