首页> 外文会议>Southern Conference on Programmable Logic >Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs
【24h】

Serial QDR LVDS High-Speed ADCs on Xilinx Series 7 FPGAs

机译:Xilinx 7系列FPGA上的串行QDR LVDS高速ADC

获取原文
获取外文期刊封面目录资料

摘要

High-speed ADCs are widely used in the metrology field, and in order to read and process the amount of data delivered from them, FPGA usage is presented as an optimal platform to give solution to this kind of applications, due the inclusion of advanced hard block resources such as communication interfaces, Gigabit transceivers, Serializer/Deserializer, clock managers, among others. In this paper, we propose a method to interface Serial High-Speed ADCs using Quadruple Data Rate Low Voltage Differential Signalling interfaces. Support was given to FMC16x boards from Abaco Systems, based on a Texas Instruments ADS42LB69 ADC of 16-bit @ 250 MS/s, using the Xilinx ZC706 board. The design was inspired in Xilinx application notes, which are revised, and is mainly based on the use of specific primitives of the 7 Series. The development of the core and a validation system are described, as well as tests related to getting data with a Python script from the PC, calculation of the Fast Fourier Transform and plot of the obtained samples.
机译:高速ADC在计量领域得到了广泛的应用,由于包含了高级硬件,因此,为了读取和处理从它们传递的数据量,FPGA的使用被认为是为此类应用提供解决方案的最佳平台。块资源,例如通信接口,千兆位收发器,串行器/解串器,时钟管理器等。在本文中,我们提出了一种使用四倍数据速率低电压差分信号接口连接串行高速ADC的方法。使用Xilinx ZC706板,基于16位@ 250 MS / s的Texas Instruments ADS42LB69 ADC,为Abaco Systems的FMC16x板提供了支持。该设计的灵感来自Xilinx应用笔记,该笔记进行了修订,并且主要基于7系列特定原语的使用。描述了内核和验证系统的开发,以及与使用Python脚本从PC上获取数据,快速傅里叶变换的计算以及所获得样本的图样有关的测试。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号