首页> 外文会议>IEEE International Circuits and Systems Symposium >Ultra-Low Power and Minimal Design Effort Interfaces for the Internet of Things: Invited paper
【24h】

Ultra-Low Power and Minimal Design Effort Interfaces for the Internet of Things: Invited paper

机译:超低功耗和最小的设计工作互联网界面:邀请纸

获取原文

摘要

This paper reviews the results of recent researches aimed to extend the standard-cell based digital design flow to analog building blocks, so that to enhance scalability, reconfigurability and portability across technology nodes and to reduce design effort, time-to-market and costs. In this framework, the application of the proposed fully digital design approach to a wake up oscillator and to a Digital-to-Analog Converter, which are two building blocks widely employed in IoT sensor nodes, is illustrated in detail.
机译:本文综述了最近的研究结果,旨在将基于标准单元的数字设计流扩展到模拟构建块,从而提高技术节点的可扩展性,可重新配置性和可移植性,并减少设计工作,上市时间和成本。在该框架中,详细示出了所提出的完全数字设计方法的应用于唤醒振荡器和数字到模拟转换器,这些模拟转换器是IOT传感器节点中广泛使用的两个构建块。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号