首页> 外文会议>International symposium on logic-based program synthesis and transformation >A Generic Intermediate Representation for Verification Condition Generation
【24h】

A Generic Intermediate Representation for Verification Condition Generation

机译:验证条件生成的通用中间表示

获取原文

摘要

As part of a platform for computer-assisted verification, we present an intermediate representation of programs that is both language independent and appropriate for the generation of verification conditions. We show how many imperative and functional languages can be translated to this generic intermediate representation, and how the generated conditions reflect the axiomatic semantics of the original program. At this representation level, loop invariants and preconditions of recursive functions belonging to the original program are represented by assertions placed at certain edges of a directed graph. The paper defines the generic representation, sketches the transformation algorithms, and describes how the places where the invariants should be placed are computed. Assuming that, either manually or assisted by the platform, the invariants have been settled, it is shown how the verification conditions are generated. A running example illustrates the process.
机译:作为计算机辅助验证平台的一部分,我们提供程序的中间表示形式,该程序独立于语言,并且适合于生成验证条件。我们展示了可以将多少种命令性和功能性语言转换为这种通用的中间表示形式,以及生成的条件如何反映原始程序的公理语义。在此表示形式级别上,属于原始程序的递归函数的循环不变式和前提条件由置于有向图的某些边缘的断言表示。本文定义了通用表示形式,概述了转换算法,并描述了如何计算不变量应放置的位置。假设已经通过手动或在平台的帮助下解决了不变量,将说明如何生成验证条件。一个运行的示例说明了该过程。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号