首页> 外文会议>IEEE International Conference on Application-Specific Systems, Architectures and Processors >An IEEE 754 double-precision floating-point multiplier for denormalized and normalized floating-point numbers
【24h】

An IEEE 754 double-precision floating-point multiplier for denormalized and normalized floating-point numbers

机译:用于归一化和归一化浮点数的IEEE 754双精度浮点乘法器

获取原文

摘要

This paper discusses an optimized double-precision floating-point multiplier that can handle both denormalized and normalized IEEE 754 floating-point numbers. Discussions of the optimizations are given and compared versus similar implementations, however, the main objective is keeping compliant for denormalized IEEE 754 floating-point numbers while still maintaining high performance operations for normalized numbers.
机译:本文讨论了一种优化的双精度浮点乘法器,它可以处理非归一化和归一化的IEEE 754浮点数。给出了对优化的讨论,并将其与类似的实现进行了比较,但是,主要目标是保持对非规范化IEEE 754浮点数的兼容性,同时仍然为规范化数保持高性能的操作。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号