首页> 外文会议>International Conference on Signal Processing and Integrated Networks >A novel arrangement for efficiently handling image border in FPGA filter implementation
【24h】

A novel arrangement for efficiently handling image border in FPGA filter implementation

机译:一种用于在FPGA过滤器实现中有效处理图像边界的新颖安排

获取原文

摘要

An important issue in image filtering is dealing with situations when the filter window partly covers the image near its borders, because the filter window needs to be completely filled to yield a valid result. It can result in erroneous result, if not taken into consideration. It is likely to consume more resources with border handled filtering conditions. A novel method is presented in this paper which efficiently manages the borders of an image with minimum additional resources. It does not introduce any delay to the normal filtering of the image. The input is streamed into the filter without caching or stalling. Also there is no need of priming a filter and flushing the contents of the filter at the end of row or frame. This makes our border management method a potential candidate for real-time applications where stalling of input is not tolerable.
机译:图像过滤中的一个重要问题正在处理过滤器窗口部分覆盖其边框附近的图像时,因为需要完全填充过滤器窗口以产生有效的结果。如果没有考虑,它可能导致错误的结果。它可能会使用边框处理过滤条件使用更多资源。本文提出了一种新方法,其有效地管理图像的边界,并具有最小的额外资源。它不会引入图像对图像的正常过滤的任何延迟。输入将流入过滤器而不缓存或停止。此外,不需要将过滤器贴上滤波器并在行或框架的末端冲洗过滤器的内容。这使我们的边界管理方法成为实时应用的潜在候选者,其中输入的停止不容忍。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号