首页> 外文会议>International Conference on Signal Processing and Integrated Networks >New active only scaling configuration for grounded passive elements with electronic scaling facility
【24h】

New active only scaling configuration for grounded passive elements with electronic scaling facility

机译:用于带电子缩放设施的接地无源元件的新型活跃缩放配置

获取原文
获取外文期刊封面目录资料

摘要

This paper proposes a new grounded passive element scaling circuit employing two voltage differencing transconductance amplifiers (VDTAs). The proposed configuration does not need any additional passive element except the element to be scale. So, it can be viewed as a purely active scaling circuit. The presented configuration can scale up/down the value of used passive element which could be a resistor or capacitor or inductor. As scaling factor includes the tranconductance gain terms, the scaling can be done electronically by changing the bias currents of VDTA. The proposed circuit does not require to meet any active/passive component matching condition, enjoys low sensitivity values and good non-ideal behavior. The effect of VDTA terminal parasitics is also investigated on proposed configuration. The workability of proposed scaling circuit has been verified by an application example of voltage mode low-pass filter. To validate the theoretical analysis SPICE simulations with TSMC 0.18μm CMOS process parameters have been performed.
机译:本文提出了一种采用两个电压差异跨导放大器(VDTA)的新的被动元素缩放电路。除了要缩放的元素之外,所提出的配置不需要任何额外的被动元素。因此,可以将其视为纯粹的主动缩放电路。所提出的配置可以向上/向下缩放所用无源元件的值,该无源元件可以是电阻器或电容器或电感器。作为缩放因子包括培训增益术语,可以通过改变VDTA的偏置电流来以电子方式进行缩放。所提出的电路不需要满足任何主动/被动组分匹配条件,享受低灵敏度值和良好的非理想行为。还研究了VDTA终端寄生剂的效果。通过电压模式低通滤波器的应用示例验证了所提出的缩放电路的可加工性。为了验证具有TSMC0.18μmCMOS工艺参数的理论分析Spice模拟。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号