首页> 外文会议>IEEE International New Circuits and Systems Conference >Sensitivity of compressive sensing architectures based on time interleaved analog-to-digital converters to channel mismatches
【24h】

Sensitivity of compressive sensing architectures based on time interleaved analog-to-digital converters to channel mismatches

机译:基于时间交错模数转换器的压缩感测架构对通道失配的灵敏度

获取原文

摘要

Recent advances in the context of compressed sensing (CS) have lead to the development of a wide variety of applications that process sparse signals from sub-Nyquist sampled sequences. However, only a few architectures have been proposed to acquire sparse analog signals, and their sensitivity to impairments in the hardware components of the systems has not been studied in detail. In this paper we study the performance of analog to information converters based on time interleaved analog to digital converters (TI-ADCs) when real components are used as the core of the sampling devices. Mathematical models for the different TI-ADC error sources are presented, and numerical simulations of A2I converters based on commercially available TI-ADCs show the influence of these parameters on the quality of the reconstructed signal.
机译:压缩感测(CS)方面的最新进展导致了处理来自亚奈奎斯特采样序列的稀疏信号的各种应用的发展。然而,仅提出了几种架构来获取稀疏模拟信号,并且尚未详细研究其对系统硬件组件中的损伤的敏感性。在本文中,我们以实数部分为采样设备的核心,研究了基于时间交错的模数转换器(TI-ADC)的模数转换器的性能。给出了针对不同TI-ADC误差源的数学模型,并且基于市售TI-ADC的A2I转换器的数值仿真显示了这些参数对重构信号质量的影响。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号