Parallel elite genetic algorithm for test scheduling of SoC

摘要

Test scheduling is an important issue for testing the SoC (system-on-chip). This work uses a parallel elite genetic algorithm for test scheduling to reduce the test application time under the peak power constraint. It is applied to the 2D SoC and experimental results on benchmark circuits show that it is one of the most effective algorithms in solving the problem.