首页> 外文会议>European Solid‐State Circuits Conference >A 9.1–12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction
【24h】

A 9.1–12.7 GHz VCO in 28nm CMOS with a bottom-pinning bias technique for digital varactor stress reduction

机译:28nm CMOS中的9.1-12.7 GHz VCO,具有底部固定偏置技术,用于数字变容压力降低

获取原文

摘要

A wide tuning range class-B VCO in 28nm CMOS targeted for software defined radio applications demonstrates a technique for minimizing device stress while simultaneously optimizing off-state Q in digitally switched tank capacitor cells. The proposed digital varactor structure can be implemented using only capacitors and NMOS transistors, resulting in a very compact layout. The VCO operates between 9.1 – 12.7 GHz, achieving a tuning range of 32% and phase noise of ?163.2 dBc/Hz at 20 MHz offset referred to a 915 MHz carrier while consuming 9.5 mW for a FoM of ?187 dBc/Hz.
机译:针对软件定义的无线电应用的28nm CMOS中的一个宽调谐范围类-B VCO旨在最小化设备应力的技术,同时在数字切换罐电容器单元中同时优化OFF状态Q。 所提出的数字变容二极管结构可以仅使用电容器和NMOS晶体管来实现,从而产生非常紧凑的布局。 VCO在9.1-12.7 GHz之间运行,实现了32%和相位噪声的调谐范围和20MHz偏移的相位噪声,在915 MHz载体上提到了915 MHz载波,同时消耗了9.5 MW的FOM?187 DBC / HZ。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号