Efficient multicore implementation of an advanced generator of discrete chaotic sequences

摘要

This paper details the design and implementation performances of an efficient generator of chaotic discrete integer valued sequences. The generator exhibits orbits having very large lengths compared to those given in the literature. It is implemented in C language and parallelized using the Parameterized and Interfaced Synchronous Dataflow Model of Computation (PiSDF MoC). The proposed structure is shown to be scalable, parallel and time efficient. The resulting implementation combines a very long minimal chaotic sequence o > 7*2 32-bit samples and a very high throughput of 173Mbps on 4 cores of a General Purpose Processor.