首页> 外文会议>IEEE Conference on Industrial Electronics and Applications >A New Hierarchical Interconnection Network for Multi-core Processor
【24h】

A New Hierarchical Interconnection Network for Multi-core Processor

机译:多核处理器的新分层互连网络

获取原文
获取外文期刊封面目录资料

摘要

On-chip communication architectures can have a great influence on the speed and area of multi-core processor (MCP) designs. A new chip design paradigm called Network-on-Chip (NOC) offers a promising interconnection architectural choice for future MCP. A new on-chip interconnection network named Triple-based Hierarchical Interconnection Network (THIN) is proposed that aims to decrease the node degree, reduce the links and shorten the diameter. The topology of THIN is very simple and it has obviously hierarchical, symmetric and scalable characteristic. THIN applies the hierarchical address-encoding scheme that can make the design of routing algorithm simple and efficient. The network properties are studied and compared with 2-D mesh. The results show that THIN is a better candidate for constructing the NOC than 2-D mesh, when there are not too many cores.
机译:片上通信架构可能对多核处理器(MCP)设计的速度和面积产生很大影响。一种名为Chip上的新芯片设计范式(NOC)为未来MCP提供了一个有前途的互连架构选择。提出了一种新的片上互连网络,名为三重层级互连网络(薄),旨在降低节点度,减小链路并缩短直径。薄的拓扑非常简单,它具有显然的分层,对称和可扩展的特征。精简应用分层地址编码方案,可以使路由算法简单且高效地设计。研究了网络属性并与2-D网格进行了比较。结果表明,当没有太多核心时,薄于构建NOC而不是2-D网格的更好候选者。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号