Analytical Modeling for Multi-transaction Bus on Distributed Systems

摘要

Network-on-Chip (NoC) has been proposed to perform high performance and scalability in System-on-Chip (SoC) design. Interconnection modeling was widely used to evaluate performance, especially for large-scale NoCs. In this paper, the router modeling for multi-transaction bus architecture on distributed system with bufferless microarchitectures was presented to analyze and evaluate the performance and model the success rate of each node respectively. It will facilitate the analysis of impact for different priorities. The accuracy of our approach and its practical use is illustrated through extensive simulation results.