首页> 外文会议>The 54th IEEE International Midwest Symposium on Circuits and Systems >Scratchpad Memories in the Context of Process Scaling
【24h】

Scratchpad Memories in the Context of Process Scaling

机译:流程扩展中的便笺簿内存

获取原文

摘要

Scratchpad memories have been shown to reduce power consumption, but the different characteristics of nanometer scale processes such as increased leakage power motivate an examination of how the benefits of these memories change with process scaling. Awareness of process trends and application characteristics can help designers predict the energy savings likely to result from the use of a scratchpad memory. CACTI simulations show that leakage, as a percentage of total power, may increase, particularly for applications with few memory accesses per second. Measurements from the 0.18 µm and 65 nm versions of the WIMS Microprocessor demonstrate that scratchpad memories will continue to benefit many applications, even with increased leakage energy, for the foreseeable future.
机译:业已表明,Scratchpad存储器可以降低功耗,但是纳米级工艺的不同特性(例如增加的泄漏功率)促使人们研究这些存储器的优势如何随着工艺规模的变化而变化。对过程趋势和应用特性的了解可以帮助设计人员预测使用暂存器可能节省的能源。 CACTI仿真表明,泄漏(占总功率的百分比)可能会增加,尤其是对于每秒内存访问较少的应用程序而言。从WIMS微处理器的0.18 µm和65 nm版本进行的测量表明,在可预见的将来,即使具有增加的泄漏能量,暂存器仍将继续使许多应用受益。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号