首页> 外文会议>CSO 2010;International joint conference on computational sciences and optimization >VectorSTM: software transactional memory without atomic instructions
【24h】

VectorSTM: software transactional memory without atomic instructions

机译:VectorSTM:无原子指令的软件事务存储

获取原文

摘要

Transactional Memory(TM) is a promising way to coordinate concurrent threads in multi-core processors. Software transactional memory (STM) can run on conventional processors without additional hardware support. In this paper we propose VectorSTM which reduces the cost of centralized concurrency control. VectorSTM employs distributed vector timestamps instead of a single global timestamp to track the progress of transactions. Conflict detecting and transaction committing are done by polling thread local bloom filter queues which are indexed by the vector timestamps. Without employing any atomic instructions, VectorSTM reduces synchronization cost on the global timestamp variable and provides more concurrency. VectorSTM provides privatization safety which is critical to software transactional memory safety and avoids livelock and starvation by effective contention manager. We evaluate VectorSTM with STAMP benchmarks and the results show that the design offer superior performance or stronger semantics than TL2 and RingSTM algorithm. On particular tests VectorSTM outperforms TL2 and RingSTM 27% and 41% respectively with 8 threads running.
机译:事务性内存(TM)是一种在多核处理器中协调并发线程的有前途的方法。软件事务存储器(STM)可以在常规处理器上运行,而无需其他硬件支持。在本文中,我们提出了VectorSTM,它可以降低集中式并发控制的成本。 VectorSTM使用分布式矢量时间戳而不是单个全局时间戳来跟踪事务的进度。冲突检测和事务提交是通过轮询线程本地bloom筛选器队列完成的,这些队列由向量时间戳索引。在不使用任何原子指令的情况下,VectorSTM减少了全局时间戳变量上的同步开销,并提供了更多的并发性。 VectorSTM提供私有化安全性,这对于软件事务存储安全性至关重要,并通过有效的竞争管理器避免了活锁和饥饿。我们使用STAMP基准对VectorSTM进行了评估,结果表明,该设计提供了比TL2和RingSTM算法更好的性能或更强的语义。在特定测试中,运行8个线程时,VectorSTM的性能分别优于TL2和RingSTM的27%和41%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号