首页> 外文会议>Second International Conference on Computer Research and Development >Synthesis of Data-Parallel Algorithms for Programmable Logic Devices
【24h】

Synthesis of Data-Parallel Algorithms for Programmable Logic Devices

机译:可编程逻辑器件的数据并行算法的综合

获取原文

摘要

Most of the classifiers suffer from curse of dimensionality during classification of high dimensional image data. In this paper, we introduce a new supervised nonlinear dimensionality reduction (S-NLDR) algorithm called evolutionary strategy based supervised dimensionality reduction (ESSDR). The ESSDR method uses population based evolutionary strategy (ES) algorithm to find low dimensional embedded values of labeled data. Simulation studies on some well-known benchmark image data sets demonstrate that ESSDR produces better results in dimensionality reduction of labeled data as compare to other famous S-NDLR methods such as Weighted so, supervised locally linear embedding (SLLE), enhanced supervised locally linear embedding (ESLLE) and supervised local tangent space alignment (SLTSA).
机译:在对高维图像数据进行分类的过程中,大多数分类器会遭受维数的诅咒。在本文中,我们介绍了一种新的监督非线性降维(S-NLDR)算法,称为基于进化策略的监督降维(ESSDR)。 ESSDR方法使用基于种群的进化策略(ES)算法来查找标记数据的低维嵌入值。对一些著名基准图像数据集的仿真研究表明,与其他著名的S-NDLR方法(例如加权加权,监督局部线性嵌入(SLLE),增强监督局部线性嵌入)相比,ESSDR在降低标注数据的维数方面产生了更好的结果(ESLLE)和受监督的局部切线空间对齐(SLTSA)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号