A Parallel Architecture for Neural-Network Processors

摘要

This paper analyses the metrics of some implementations in three architectures that use parallel NN pattern recognition. This work uses a FPGA as a platform to control a set of ZISC processors.