首页> 外文会议>Conference on Asia South Pacific design automation >An implementation of memory-based on-chip analogue test signal generation
【24h】

An implementation of memory-based on-chip analogue test signal generation

机译:基于存储器的片上模拟测试信号生成的实现

获取原文

摘要

This paper presents a memory-based on-chip analogue test signal generation approach that is suitable for the test of an Analogue and Mixed-Signal (AMS) core. This core contains programmable electronic interfaces for acoustic and ultrasound transducers. The test signals that must be generated on-chip have only low or moderate frequencies (10 Hz-10 MHz). The test circuitry designed in a 0.18 μm CMOS technology includes a programmable shift-register, a clock divider, and a programmable switched-capacitor filter bank. By controlling the shift-register length and the sampling frequency, the paper shows that high quality single tone signals can be generated on chip in the band of interest.
机译:本文提出了一种基于存储器的片上模拟测试信号生成方法,该方法适用于模拟和混合信号(AMS)内核的测试。该内核包含用于声学和超声换能器的可编程电子接口。必须在芯片上生成的测试信号仅具有低频或中等频率(10 Hz-10 MHz)。采用0.18μmCMOS技术设计的测试电路包括可编程移位寄存器,时钟分频器和可编程开关电容器滤波器组。通过控制移位寄存器的长度和采样频率,论文表明可以在感兴趣的频带上在芯片上生成高质量的单音信号。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号