首页> 外文会议>IEEE/ASME joint railroad conference >Microprocessor Interlockings: Designing Network Equations
【24h】

Microprocessor Interlockings: Designing Network Equations

机译:微处理器联锁:设计网络方程式

获取原文

摘要

Railroad Signal Systems have evolved over the years to be one of the safest systems in the Transportation Industry. With the expanding use of microprocessor based interlocking systems, the implementation of signalling logic using Boolean equations needs to be done with methods that retations needs to be done with methods that reatin the inhernt safety in designs previously achieved using vital relays. Most circuits used in signalling can be represented quite well using Boolean logic. However, the author has found that networks, such as route check, home, and distant networks used extensively in Railroad Signalling, pose a unique set of problems when they are represented in Boolean logic using conventional methods. These problems are especially severe when implementing the larger three or four track interlockings.
机译:多年来,铁路信号系统已经发展成为交通运输业中最安全的系统之一。随着基于微处理器的联锁系统的广泛使用,使用布尔方程式的信号逻辑的实现需要通过以下方法来实现:必须通过在先前使用生命继电器实现的设计中实现固有安全性的方法来进行重构。使用布尔逻辑可以很好地表示信令中使用的大多数电路。然而,作者发现,当使用常规方法以布尔逻辑表示它们时,诸如铁路检查中广泛使用的路线检查,家乡和远程网络之类的网络会带来一系列独特的问题。当实施较大的三或四个履带互锁装置时,这些问题尤为严重。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号