首页> 外文会议>ACM symposium on Applied computing >Automatic test program generation for pipelined processors
【24h】

Automatic test program generation for pipelined processors

机译:流水线处理器的自动测试程序生成

获取原文

摘要

The continuous advances in microelectronics design are creating a significant challenge to design validation in general, but tackling piplined microprocessors is remarkably more demanding. This paper presents a methodology to automatically induce a test program for a microprocessor maximizing a given verification metric. The approach exploits a new evolutionary algorithm, close to Genetic Programming, able to cultivate effective assembly-language programs. The proposed methodology was used to verify the DLX/pII, an open-source processor with a 5-stage pipeline. Code-coverage was adopted in the paper, since it can be considered the required starting point for any simulation-based functional verification processes. Experimental results clearly show the effectiveness of the approach.
机译:微电子设计的持续前进是一般来说设计验证的重大挑战,但是处理PipInind的微处理器的处理非常苛刻。本文提出了一种方法,用于自动诱导微处理器的测试程序,最大化给定的验证度量。该方法利用了一种新的进化算法,接近遗传编程,能够培养有效的装配语言程序。所提出的方法用于验证DLX / PII,具有5级流水线的开源处理器。纸张采用代码覆盖,因为它可以被视为基于模拟的功能验证过程所需的起点。实验结果清楚地表明了这种方法的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号