首页> 外文会议>Solid State Device Research Conference, 1993. ESSDERC '93 >The Influence of Technological Parameters on Ultra-Short Gate SI-NMOS Transistor Performances
【24h】

The Influence of Technological Parameters on Ultra-Short Gate SI-NMOS Transistor Performances

机译:工艺参数对超短栅极SI-NMOS晶体管性能的影响

获取原文

摘要

We have studied the effect of technological parameters on the performances of an ultrashort Si-NMOS transistor, at room temperature, using 2D Monte Carlo simulation. Results obtained for a device with source-drain extensions are compared with experiments. Doping profiles of Gaussian form are assumed. The main physical phenomena involved in the device behaviour are described. Additionally, electrical characteristics are analysed (trnsconductance, threshold voltage, cut-off frequency). Transconductance of 600mS/mm and intrinsic cut-off frequency close to 300Ghz are obtained for a NMOS structure with optimized source drain extensions and 0.07¿m gate length.
机译:我们使用2D蒙特卡洛模拟研究了室温下工艺参数对超短Si-NMOS晶体管性能的影响。将具有源极-漏极扩展的器件获得的结果与实验进行比较。假定高斯形式的掺杂轮廓。描述了设备行为中涉及的主要物理现象。此外,还分析了电气特性(电导,阈值电压,截止频率)。对于具有优化的源极漏极扩展和0.07μm栅极长度的NMOS结构,可获得600mS / mm的跨导和接近300Ghz的固有截止频率。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号