Specification of a set of design ground rules greatly simplifies the problems of testing and test generation for complex logic structures. This paper describes a fast and effective method for testing compliance of logic network designs to testability ground rules. The technique used is similar to logic simulation and may be performed as part of the design verification process. Very large designs may be checked quickly. The system provides an effective early warning tool for the logic designer and test engineer.
机译:基于规则的合规性检查和生成设计,用于使用BIM构建内部的
机译:基于规则自动检查和案例推理的高效设计支持系统
机译:自动基于规则的建筑设计检查
机译:为完整的逻辑门级启用交替相移掩模设计:设计规则和设计规则检查
机译:一种用于计算机分析,设计和检查的计算机辅助系统。
机译:策略潜在单线态裂变设计利用基态和激发态相结合的发色团芳香性规则
机译:为完整逻辑门电平启用交替相移掩模设计:设计规则和设计规则检查
机译:用于柔性空间结构的地基测试的带驱动悬挂机构设计