首页> 外文会议> >An Efficient and Real time macromodel for Accurate and Fast Simulation of Substrate Coupling in Mixed-Signal IC''s
【24h】

An Efficient and Real time macromodel for Accurate and Fast Simulation of Substrate Coupling in Mixed-Signal IC''s

机译:高效,实时的宏模型,可精确快速地模拟混合信号IC中的基板耦合

获取原文

摘要

Substrate noise is a key problem in the design of large mixed-signal circuits. Estimating the interaction from large digital blocks and its effect on on-chip performance degradation is extremely important in mixed-signal IC design and is a major challenge in system-on-chip (SOC) design. In this paper, we address efficient methods and models to simulate substrate noise coupling at high level design with the real-time capability. An efficient, fast and real time macromodel is presented. Extracted macromodel captures a variety of noise interference mechanisms, including power/ground bounce, IR drop, switching coupling noise and interconnect noise sources. Techniques to directly or indirectly compute the values of the elements in the cell macromodel are described. This approach makes it possible to predict substrate noise generation of large digital blocks in a very efficient and fast way and makes it compatible with the design flow of mixed-signal circuits. For verification, the macromodel accuracy is demonstrated in some example circuits.
机译:基板噪声是大型混合信号电路设计中的关键问题。估计大型数字模块之间的相互作用及其对片上性能下降的影响在混合信号IC设计中非常重要,并且是片上系统(SOC)设计的主要挑战。在本文中,我们提出了有效的方法和模型,以具有实时能力的高水平设计来模拟基板噪声耦合。提出了一种高效,快速和实时的宏模型。提取的宏模型捕获了各种噪声干扰机制,包括电源/接地反弹,IR下降,开关耦合噪声和互连噪声源。描述了直接或间接计算单元宏模型中元素值的技术。这种方法可以以非常有效和快速的方式预测大型数字模块的基板噪声产生,并使其与混合信号电路的设计流程兼容。为了验证,在一些示例电路中演示了宏模型的准确性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号