Low power multiplication schemes for single multiplier CMOS based FIR digital filter implementations

摘要

Two multiplication schemes are investigated for the low power implementation of FIR filters through the reduction of switching activity within the multiplier section of the filters. The schemes, which target single multiplier CMOS based DSP processors, are used with transpose direct form filter structure and their switching activities are compared.