Decoded Instruction Cache for Variable Instruction-Length Computer

摘要

A Decoded Instruction Cache improves the performance of pipalined computers. In order to build the cache, several non-obvious decisions have to be taken. This work shows the benefits of using such a cache and studies the behavior of a Decoded Instruction Cache in order to find the best structure at a given cost.