首页> 外文会议>International conference on signal processing applications technology;ICSPAT >Software Estimations for DSPs Improved Design Flow Shortens Time-to-Market
【24h】

Software Estimations for DSPs Improved Design Flow Shortens Time-to-Market

机译:用于DSP的软件估计改进的设计流程缩短了上市时间

获取原文

摘要

Generation of optimized DSP code from a high level language such as C is very time consuming since current DSP C compilers are generally unable to produce efficient assembly code. In this paper we present a DSP software estimation methodology from a C description of the application. We provide both a performance evaluation for the real generated assembly code and an estimation of an optimized assembly code. This information help designers to improve the DSP software development and then reduce time-to-market Although our tool, VESTIM is based on the VLSI Technology WF3500 DSP Core which stands for the DSP Group OakDSPCore™ , it may be easily adapted to support other DSPs.
机译:由于当前的DSP C编译器通常无法产生有效的汇编代码,因此从诸如C的高级语言生成优化的DSP代码非常耗时。在本文中,我们从应用的C语言描述中介绍了DSP软件评估方法。我们既提供对实际生成的汇编代码的性能评估,也提供对优化汇编代码的评估。此信息可帮助设计人员改善DSP软件开发,进而缩短产品上市时间。虽然我们的工具VESTIM基于VLSI Technology WF3500 DSP Core(代表DSP Group OakDSPCore™的缩写),但它很容易适应于支持其他DSP 。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号