首页> 外文会议>Infrared Technology and Applications XLIII >A PFM-Based MWIR DROIC Employing Off-Pixel Fine Conversion of Photocharge to Digital using Integrated Column ADCs
【24h】

A PFM-Based MWIR DROIC Employing Off-Pixel Fine Conversion of Photocharge to Digital using Integrated Column ADCs

机译:基于PFM的MWIR DROIC,使用集成列ADC利用像素外的光电荷精细转换为数字

获取原文
获取原文并翻译 | 示例

摘要

A 32x32 prototype of a digital readout IC (DROIC) for medium-wave infrared focal plane arrays (MWIR IR-FPAs) is presented. The DROIC employs in-pixel photocurrent to digital conversion based on a pulse frequency modulation (PFM) loop and boasts a novel feature of off-pixel residue conversion using 10-bit column SAR ADCs. The remaining charge at the end of integration in typical PFM based digital pixel sensors is usually wasted. Previous works employing in-pixel extended counting methods make use of extra memory and counters to convert this left-over charge to digital, thereby performing fine conversion of the incident photocurrent. This results in a low quantization noise and hence keeps the readout noise low. However, focal plane arrays (FPAs) with small pixel pitch are constrained in pixel area, which makes it difficult to benefit from in-pixel extended counting circuitry. Thus, in this work, a novel approach to measure the residue outside the pixel using column -parallel SAR ADCs has been proposed. Moreover, a modified version of the conventional PFM based pixel has been designed to help hold the residue charge and buffer it to the column ADC. In addition to the 2D array of pixels, the prototype consists of 32 SAR ADCs, a timing controller block and a memory block to buffer the residue data coming out of the ADCs. The prototype has been designed and fabricated in 90nm CMOS.
机译:提出了用于中波红外焦平面阵列(MWIR IR-FPA)的数字读出IC(DROIC)的32x32原型。 DROIC采用基于脉冲频率调制(PFM)环路的像素内光电流至数字转换,并具有使用10位列SAR ADC的像素外残差转换的新颖功能。典型的基于PFM的数字像素传感器在集成结束时剩余的电荷通常被浪费掉了。以前采用像素内扩展计数方法的工作是利用额外的存储器和计数器将剩余电荷转换为数字,从而对入射光电流进行精细转换。这导致较低的量化噪声,因此使读出噪声保持较低。但是,像素间距小的焦平面阵列(FPA)受像素面积限制,这使得很难从像素内扩展计数电路中受益。因此,在这项工作中,提出了一种使用列并行SAR ADC测量像素外部残差的新颖方法。此外,已设计了传统基于PFM的像素的修改版本,以帮助保留残留电荷并将其缓冲到列ADC。除了2D像素阵列外,该原型还包括32个SAR ADC,一个时序控制器模块和一个存储模块,用于缓冲来自ADC的残差数据。该原型已在90nm CMOS中设计和制造。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号