首页> 外文会议>IEEE symposium on FPGAs for custom computing machines >Rapid Prototyping of a RISC Architecture for Implementation in FPGAs
【24h】

Rapid Prototyping of a RISC Architecture for Implementation in FPGAs

机译:用于在FPGA中实现的RISC架构的快速原型设计

获取原文
获取原文并翻译 | 示例

摘要

This paper focuses on the use of a rapid prototyping system to develop a simple RISC microprocessor architecture for implementation in field programmable gate arrays. The rapid prototyping system enables engineers and academic professionals to quickly place new concepts into circuitry, thus bypassing the traditional lengthy design time. The system consists of object-based component libraries, created using a standard hardware-description language, along with simulation tools for visual performance verification. Microprocessors based on this architecture have been implemented in various forms of programmable logic to demonstrate the validity of using the rapid prototyping system to create custom computing machines.
机译:本文着重于使用快速原型系统开发用于现场可编程门阵列的简单RISC微处理器体系结构。快速原型系统使工程师和学术专业人士能够将新概念快速放入电路中,从而避免了传统的冗长的设计时间。该系统包括使用标准硬件描述语言创建的基于对象的组件库,以及用于视觉性能验证的仿真工具。基于这种架构的微处理器已经以各种形式的可编程逻辑实现,以证明使用快速原型系统创建定制计算机的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号