Equal length routing

摘要

Equal length routing for multi-bit buses is valuable in supporting asynchronous communication protocols; it is challenging in a floorplan with multiple hardmacros and narrow channels. We present a three stage flow which takes a text description of each bus' channels and creates an equal number of equally spaced inverters to implement equal length routing for multi-bit buses: resulting in process-invariant, equal flight times.