A Bit-Node Centric Architecture for Low-Density Parity-Check Decoders

机译：低密度奇偶校验解码器的以比特为中心的架构

获取原文

页面导航

摘要
著录项
相似文献
相关主题

摘要

A bit-node centric decoder architecture for low- density parity-check codes is proposed. This architecture performs the optimum sum-product algorithm. A bit node processing unit computes the bit-to-check node messages sequentially, while the computation o

机译：提出了一种用于低密度奇偶校验码的以比特节点为中心的解码器架构。该体系结构执行最佳和积算法。比特节点处理单元顺序地计算比特校验节点消息，而计算o

著录项

来源
《GLOBECOM 2007, 2007 IEEE Global Telecommunications Conference》|2007年|P.265-270|共6页
会议地点 WashingtonDCUSA
作者
Ratnayake; R.N.S.; Haratsch; E.F.; Gu-Yeon Wei;
展开▼
作者单位

展开▼
会议组织
原文格式 PDF
正文语种
中图分类
关键词
concatenated codes; decoding; parity check codes; product codes; bit-node centric decoder architecture; bit-to-check node message; check-to-bit node message; concatenated detector-decoder system; low-density parity-check decoder; optimum sum-product algorithm; sta;

机译：级联代码；解码;奇偶校验码；产品代码；以位节点为中心的解码器架构；位检查节点消息；校验位节点消息；级联的检测器-解码器系统；低密度奇偶校验解码器；最佳和积算法； sta;

相似文献

外文文献
中文文献
专利

1. Algorithms and VLSI Architectures for Low-Density Parity-Check Codes: Part 1-Low-Complexity Iterative Decoding [J] . Kiran Gunnam, Joan Marc Catala Perez, Francisco Garcia-Herrero Solid-State Circuits Magazine, IEEE . 2016,第4期

机译：低密度奇偶校验码的算法和VLSI架构：第1部分：低复杂度迭代解码
2. Simplified Trellis Min–Max Decoder Architecture for Nonbinary Low-Density Parity-Check Codes [J] . Lacruz Jesus O., Garcia-Herrero Francisco, Declercq David, Very Large Scale Integration (VLSI) Systems, IEEE Transactions on . 2015,第9期

机译：非二进制低密度奇偶校验码的简化网格最小-最大解码器架构
3. Clockless Stochastic Decoding of Low-Density Parity-Check Codes: Architecture and Simulation Model [J] . Naoya Onizawa, Warren J. Gross, Takahiro Hanyu, Journal of signal processing systems for signal, image, and video technology . 2014,第2期

机译：低密度奇偶校验码的无时钟随机解码：体系结构和仿真模型
4. A Bit-Node Centric Architecture for Low-Density Parity-Check Decoders [C] . Ruwan N. S. Ratnayake, Erich F. Haratsch, Gu-Yeon Wei IEEE Global Telecommunications Conference . 2007

机译：用于低密度奇偶校验解码器的位节点中心架构
5. Low-Density Parity-Check Decoder Architectures for Integrated Circuits and Quantum Cryptography. [D] . Milicevic, Mario. 2017

机译：用于集成电路和量子密码学的低密度奇偶校验解码器架构。
6. Statin-centric versus low-density lipoprotein-centric approach for atherosclerotic cardiovascular disease prevention: a Singapore perspective [O] . Peter Yan, Eng Kiat Kevin Tan, Jason Chon Jun Choo, 2016

机译：以他汀类药物为中心的低密度脂蛋白为中心的方法预防动脉粥样硬化性心血管疾病：新加坡的观点
7. A Bit-Node Centric Architecture for Low-Density Parity-Check Decoders [O] . Ruwan N. S. Ratnayake 2008

机译：低密度奇偶校验解码器的以比特为中心的架构

A Bit-Node Centric Architecture for Low-Density Parity-Check Decoders

摘要

著录项

相似文献

相关主题

期刊订阅