首页> 外文会议>Conference on Media Processors 2002, Jan 23-25, 2002, San Jose, USA >MoNET: Media over Net Gateway Processor for Next-generation Network
【24h】

MoNET: Media over Net Gateway Processor for Next-generation Network

机译:MoNET:下一代网络的Net Gateway处理器上的媒体

获取原文
获取原文并翻译 | 示例

摘要

MoNET~(TM) (Media over Net) SX000 product family is designed using a scalable voice, video and packet-processing platform to address applications with channel densities from few voice channels to four OC3 per card. This platform is developed for bridging public circuit-switched network to the next generation packet telephony and data network. The platform consists of a DSP farm, RISC processors and interface modules. DSP farm is required to execute voice compression, image compression and line echo cancellation algorithms for large number of voice, video, fax, and modem or data channels. RISC CPUs are used for performing various packetizations based on RTP, UDP/IP and ATM encapsulations. In addition, RISC CPUs also participate in the DSP farm load management and communication with the host and other MoP devices. The MoNET~(TM) S1000 communications device is designed for voice processing and for bridging TDM to ATM and IP packet networks. The S1000 consists of the "DSP farm" based on Carmel DSP core and 32-bit RISC CPU, along with Ethernet, Utopia, PCI, and TDM interfaces. In this paper, we will describe the VoIP infrastructure, building blocks of the S500, S1000 and S3000 devices, algorithms executed on these device and associated channel densities, detailed DSP architecture, memory architecture, data flow and scheduling.
机译:MoNET〜(S)网络产品SX000产品系列使用可扩展的语音,视频和数据包处理平台进行设计,以处理通道密度从几个语音通道到每个卡四个OC3的应用。开发该平台是为了将公共电路交换网络桥接到下一代分组电话和数据网络。该平台包括一个DSP服务器场,RISC处理器和接口模块。需要DSP场对大量的语音,视频,传真,调制解调器或数据通道执行语音压缩,图像压缩和线路回声消除算法。 RISC CPU用于基于RTP,UDP / IP和ATM封装执行各种打包。此外,RISC CPU还参与DSP场负载管理以及与主机和其他MoP设备的通信。 MoNETTM S1000通信设备被设计用于语音处理以及将TDM桥接到ATM和IP分组网络。 S1000包括基于Carmel DSP内核和32位RISC CPU的“ DSP场”,以及以太网,Utopia,PCI和TDM接口。在本文中,我们将描述VoIP基础架构,S500,S1000和S3000设备的构造块,在这些设备上执行的算法以及相关的通道密度,详细的DSP体系结构,内存体系结构,数据流和调度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号