首页> 外文会议>Circuits and Systems (LASCAS), 2012 IEEE Third Latin American Symposium on >A digital hardware architecture for a three-input one-output zero-order ANFIS
【24h】

A digital hardware architecture for a three-input one-output zero-order ANFIS

机译:三输入一输出零阶ANFIS的数字硬件架构

获取原文
获取原文并翻译 | 示例

摘要

A digital system architecture for a three-input one-output zero-order ANFIS (Adaptive Neuro-Fuzzy Inference System) is presented. The proposed architecture takes into account that the training process is done off-line in the MATLAB environment. The system is implemented as a nonlinear-function generator for test purposes. Post-place and route simulation results obtained on a Xilinx Spartan-3 XC3S200 FPGA are presented. Its correct operation is verified by the results obtained for two chosen functions. These results show that the system is capable of achieving a close approximation of any of the functions with a fast response time.
机译:提出了一种用于三输入一输出零阶ANFIS(自适应神经模糊推理系统)的数字系统架构。所提出的体系结构考虑了训练过程是在MATLAB环境中离线完成的。该系统被实现为用于测试目的的非线性函数发生器。展示了在Xilinx Spartan-3 XC3S200 FPGA上获得的放置后和布线模拟结果。通过选择两个功能获得的结果验证了其正确的操作。这些结果表明,该系统能够以快速响应时间实现任何功能的近似逼近。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号