Creating Flexible Analogue IP Blocks

摘要

This paper introduces a complete methodology for retargeting of analogue blocks to different sets of specifications. By careful integration of the size tuning of devices and layout generation tasks, fully functional designs are generated in a few minutes of CPU time.