首页> 外文会议>2018 International Symposium on VLSI Technology, Systems and Application >A novel rewritable one-time-programming OTP (RW-OTP) realized by dielectric-fuse RRAM devices featuring ultra-high reliable retention and good endurance for embedded applications
【24h】

A novel rewritable one-time-programming OTP (RW-OTP) realized by dielectric-fuse RRAM devices featuring ultra-high reliable retention and good endurance for embedded applications

机译:通过介电保险丝RRAM器件实现的新型可重写一次性编程OTP(RW-OTP),具有超高的可靠保持力和良好的嵌入式应用耐久性

获取原文
获取原文并翻译 | 示例

摘要

A novel concept of OTP has been demonstrated to create another feasibility to allow re-writable capability before storing the data. This OTP is named Rewritable One-time- programming (RW-OTP) memory. With RW-OTP, users can do the test by modifying the contexts repeatedly before finalizing the stored data. To implement the memory cell, it consists of a gate-floated FinFET and an RRAM where a bilayer has been designed as a thicker dielectric layer with resistive-switching property on a thinner dielectric-fuse layer. Moreover, the process of RW-OTP is fully compatible with the state-of- the-art CMOS logic technology. The result shows that the memory cell exhibits high retention and good endurance. With proper use of RW-OTP, the users can not only reduce error jobs cost-efficiently but also can develop various applications for their needs. This memory cell is very promising for embedded applications.
机译:已经证明了OTP的新颖概念,它创造了另一种可行性,即在存储数据之前允许可重写功能。该OTP称为可重写一次性编程(RW-OTP)存储器。使用RW-OTP,用户可以通过在最终确定存储的数据之前反复修改上下文来进行测试。为了实现该存储单元,它由栅极浮置的FinFET和RRAM组成,其中双层已设计为较厚的介电层,并在较薄的介电熔断层上具有电阻切换特性。此外,RW-OTP的过程与最新的CMOS逻辑技术完全兼容。结果表明该存储单元表现出高的保持力和良好的耐久性。正确使用RW-OTP,用户不仅可以经济高效地减少错误工作,还可以根据需要开发各种应用程序。该存储单元对于嵌入式应用非常有前途。

著录项

  • 来源
  • 会议地点 Hsinchu(CN)
  • 作者单位

    Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan;

    Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan;

    Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan;

    Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan;

    Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan;

    Department of Mechatronic Engineering, National Taiwan Normal University, Taipei, Taiwan;

    Department of Mechatronic Engineering, National Taiwan Normal University, Taipei, Taiwan;

    Department of Mechatronic Engineering, National Taiwan Normal University, Taipei, Taiwan;

    Department of Electronics Engineering and Institute of Electronics, National Chiao Tung University, Taiwan;

  • 会议组织
  • 原文格式 PDF
  • 正文语种 eng
  • 中图分类
  • 关键词

    CMOS logic circuits; MOSFET; resistive RAM;

    机译:CMOS逻辑电路MOSFET电阻RAM;

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号