首页> 外文会议>2016 International Conference on Communication Problem-Solving >A sparse tree adder with carry-select designed by reversible logic
【24h】

A sparse tree adder with carry-select designed by reversible logic

机译:由可逆逻辑设计的带有进位选择的稀疏树加法器

获取原文
获取原文并翻译 | 示例

摘要

In this paper, we proposed a 32-bit improved adder combined with sparse tree by radix-2 and carry select. We designed its models-point operation, carry-out, 4-bit ripple-carry adder and 4-bit selector by reversible logic, and designed with smic0.18um process corresponding MOS circuit to achieve. The simulation results could verify that the algorithm and the design by reversible logic are right.
机译:在本文中,我们提出了一种通过基数2与进位选择结合稀疏树的32位改进加法器。我们通过可逆逻辑设计了其模型点运算,进位,4位纹波加法器和4位选择器,并用smic0.18um工艺设计了相应的MOS电路来实现。仿真结果可以验证该算法和可逆逻辑设计是正确的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号