首页> 外文会议>2014 44th Annual IEEE/IFIP International Conference on Dependable Systems and Networks >Harnessing Unreliable Cores in Heterogeneous Architecture: The PyDac Programming Model and Runtime
【24h】

Harnessing Unreliable Cores in Heterogeneous Architecture: The PyDac Programming Model and Runtime

机译:利用异构架构中的不可靠核心:PyDac编程模型和运行时

获取原文
获取原文并翻译 | 示例

摘要

Heterogeneous many-core architectures combined with scratch-pad memories are attractive because they promise better energy efficiency than conventional architectures and a good balance between single-thread performance and multi-thread throughput. However, programmers will need an environment for finding and managing the large degree of parallelism, locality, and system resilience. We propose a Python-based task parallel programming model called PyDac to support these objectives. PyDac provides a two-level programming model based on the divide-and-conquer strategy. The PyDac runtime system allows threads to be run on unreliable hardware by dynamically checking the results without involvement from the programmer. To test this programming model and runtime, an unconventional heterogeneous architecture consisting of PowerPC and ARM cores was developed and emulated on an FPGA device. We inject faults during the execution of micro-benchmarks and show that through the use of double and triple modular redundancy we are able to complete the benchmarks with the correct results while only incurring a proportional performance penalty.
机译:异构多核体系结构与暂存存储器相结合是有吸引力的,因为它们承诺比常规体系结构具有更好的能源效率,并且在单线程性能和多线程吞吐量之间达到良好的平衡。但是,程序员将需要一个用于查找和管理大量并行性,局部性和系统弹性的环境。我们提出了一个基于Python的任务并行编程模型PyDac,以支持这些目标。 PyDac提供了基于分而治之策略的两级编程模型。 PyDac运行时系统通过动态检查结果而无需程序员参与,从而允许线程在不可靠的硬件上运行。为了测试该编程模型和运行时,开发了由PowerPC和ARM内核组成的非常规异构体系结构,并在FPGA器件上进行了仿真。我们在执行微基准测试期间注入了错误,并表明通过使用双重和三重模块化冗余,我们能够以正确的结果完成基准测试,而只会造成成比例的性能损失。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号