首页> 外文会议>2012 IEEE/ACM International Conference on Computer-Aided Design : Digest of Technical Papers. >Implementing high-performance, low-power embedded processors: Challenges and solutions: Designer track
【24h】

Implementing high-performance, low-power embedded processors: Challenges and solutions: Designer track

机译:实施高性能,低功耗嵌入式处理器:挑战与解决方案:设计者之路

获取原文
获取原文并翻译 | 示例

摘要

High-speed micro-processors are key elements in communication system-on-chip (SOC) products. The design of these processors is challenging because of the extreme performance, low power and low cost that is required for a competitive state-of-the-art implementation. In this presentation, we will give an overview of the engineering techniques and design methodologies that are used to produce world-class embedded application processors with very fast design turn-around times. We will identify the main challenges that designers face when trying to achieve the highest possible performance within a given power envelope. The new issues posed by state-of-the-art embedded cores in nanometer process nodes will be discussed and opportunities for innovative electronic design automation (EDA) solutions will be highlighted.
机译:高速微处理器是片上通信系统(SOC)产品的关键要素。这些处理器的设计具有挑战性,因为竞争性的最新技术需要极高的性能,低功耗和低成本。在本演示中,我们将概述用于以极快的设计周转时间生产世界一流的嵌入式应用处理器的工程技术和设计方法。我们将确定设计人员试图在给定的功率范围内实现最高性能时面临的主要挑战。将讨论纳米工艺节点中最新的嵌入式内核带来的新问题,并将重点介绍创新的电子设计自动化(EDA)解决方案的机会。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号