首页> 外文会议>2010 International Symposium on VLSI Design Automation and Test >Run-time Reconfiguration of expandable cache for embedded systems
【24h】

Run-time Reconfiguration of expandable cache for embedded systems

机译:在运行时重新配置嵌入式系统的可扩展缓存

获取原文
获取原文并翻译 | 示例

摘要

Expandable cache is very efficient in reducing miss rate and energy consumption with small area overhead. However, using only MSB for cache expansion may lead to thrashing problems. Based on the structure of expandable cache, a new cache design which considers program behavior and has more flexible expansion schemes is introduced. The expansion scheme of our proposed cache design is dynamically changed by executing configuration instructions. The experimental results of SPEC CPU2000 show that our proposed cache design effectively improves the miss rate and energy consumption by 37.7% and 13.6%, respectively, as compared with direct-mapped cache. As compared with expandable cache, the improvements of our method are about 6.6% and 2.6% higher in terms of miss rate and energy consumption.
机译:可扩展的高速缓存在减少错误率和能耗方面非常有效,并且占用的面积较小。但是,仅将MSB用于高速缓存扩展可能会导致崩溃问题。基于可扩展缓存的结构,提出了一种考虑程序行为并具有更灵活扩展方案的新缓存设计。我们提出的缓存设计的扩展方案通过执行配置指令来动态更改。 SPEC CPU2000的实验结果表明,与直接映射的高速缓存相比,我们提出的高速缓存设计有效地将未命中率和能耗降低了37.7%和13.6%。与可扩展缓存相比,我们的方法的改进在未命中率和能耗方面分别提高了6.6%和2.6%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号