Random clocking induced DPA attack immunity in FPGAs

摘要

For FPGA-centric implementations a countermeasure enhancing immunity against differential power analysis (DPA) attacks is proposed, that introduces pseudorandom clocking scheme to Advanced Encryption Standard (AES) cipher based multi-clock system with embedded single inverter ring oscillators (SIROs).