首页> 外文会议>12th Asian test symposium >A Sigma-Delta Modulation Based BIST Scheme for A/D Converters
【24h】

A Sigma-Delta Modulation Based BIST Scheme for A/D Converters

机译:用于A / D转换器的基于Sigma-Delta调制的BIST方案

获取原文
获取原文并翻译 | 示例

摘要

In this paper, a built-in self test (BIST) methodology to measure the four key parameters of A/D converters, namely offset error, gain error, integral nonlinearity error and differential nonlinearity error, is proposed. A sigma-delta modulation based signal generator is presented which can concurrently produce analog sinusoidal test stimuli and digital sinusoidal reference signals on chip. By comparing the sinusoidal histogram of the ADC output signals with that of the generated reference digital signals, the parameters can be determined on chip based on some previously-derived equations. This BIST scheme has the following advantages: (1) high accuracy; (2) parameter measurement capability for different frequencies; (3) dynamic sinusoidal testing capability; and (4) low chip area overhead. An 8-bit A/D converter with the proposed BIST architecture is designed and simulated using the TSMC 0.35 μm 1P4M technology. The simulation results show that the test accuracies for the four parameters are all within 0.05 LSB.
机译:本文提出了一种内置自测(BIST)方法来测量A / D转换器的四个关键参数,即失调误差,增益误差,积分非线性误差和微分非线性误差。提出了一种基于sigma-delta调制的信号发生器,该信号发生器可以在芯片上同时产生模拟正弦测试激励和数字正弦参考信号。通过将ADC输出信号的正弦直方图与生成的参考数字信号的正弦直方图进行比较,可以基于一些先前推导的方程式在芯片上确定参数。这种BIST方案具有以下优点:(1)精度高; (2)不同频率的参数测量能力; (3)动态正弦测试能力; (4)低芯片面积开销。使用台积电0.35μm1P4M技术设计和仿真具有建议的BIST架构的8位A / D转换器。仿真结果表明,这四个参数的测试精度均在0.05 LSB以内。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号