首页> 外文会议>Asia and South Pacific Design Automation Conference >Dark silicon-aware hardware-software collaborated design for heterogeneous many-core systems
【24h】

Dark silicon-aware hardware-software collaborated design for heterogeneous many-core systems

机译:适用于异构多​​核系统的可识别深色硅的硬件-软件协作设计

获取原文

摘要

ARM's big. LITTLE architecture coupled with Heterogeneous Multi-Processing (HMP) has enabled energy-efficient solutions in the dark silicon era. System-level techniques activate nonadjacent cores to eliminate chip thermal hotspot. However, it unexpectedly increases communication delay due to longer distance in network architectures, and in turn degrades application performance and system energy efficiency. In this paper, we present a novel hierarchical hardware-software collaborated approach to address the performance/temperature conflict in dark silicon many-core systems. Optimizations on interprocessor communication, application performance, chip temperature and energy consumption are well isolated and addressed in different phases. Evaluation results show that on average 22.57% reduction of communication latency, 23.04% improvement on energy efficiency and 6.11°C reduction of chip peak temperature are achieved compared with state-of-the-art techniques.
机译:ARM很大。 LITTLE架构与异构多处理(HMP)结合在一起,已在黑暗硅时代实现了高能效解决方案。系统级技术可激活不相邻的内核,以消除芯片的热点。但是,由于网络体系结构中的距离较长,它出乎意料地增加了通信延迟,进而降低了应用程序性能和系统能效。在本文中,我们提出了一种新颖的分层硬件-软件协作方法,以解决暗硅多核系统中的性能/温度冲突。很好地隔离了处理器间通信,应用程序性能,芯片温度和能耗方面的优化,并在不同阶段进行了优化。评估结果表明,与最新技术相比,平均可减少22.57%的通信等待时间,提高23.04%的能效,并降低6.11°C的芯片峰值温度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号