首页> 外国专利> MULTIPLE-VALUED LOGIC CIRCUIT USING DUAL GATE SINGLE ELECTRON TRANSISTOR WITH MOS TRANSISTOR AND MULTIPLE LOGIC SYSTEM USING THE SAME

MULTIPLE-VALUED LOGIC CIRCUIT USING DUAL GATE SINGLE ELECTRON TRANSISTOR WITH MOS TRANSISTOR AND MULTIPLE LOGIC SYSTEM USING THE SAME

机译:使用双门单电子晶体管和MOS晶体管的多值逻辑电路以及使用相同电路的多逻辑系统

摘要

PURPOSE: A dual gate single electron transistor and a multi-valued logic circuit using a MOS transistor and a multi-valued logic system using the same are improve degree of integration of a semiconductor device including a VLSI(Very Large Scale Integration) and an ULSI(Ultra Large scale Integration) by providing a multi-valued delta literal gate circuit. CONSTITUTION: A plurality of constant-current sources(VDD) is applied to a fixed current. A dual gate single electron transistor comprises a gate applied an input voltage of a same potential level. A side gate input voltage of different potential levels is applied to the each side gate. A drain is respectively connected to a constant current source side. A source is respectively connected to the voltage source of the different potential levels which represents a low rank logical value of a multi-valued logical circuit. A MOS transistor is serially connected between a plurality of constant-current sources and a plurality of dual gate single electron transistors. A plurality of constant-current sources transfers a current from a plurality of constant-current sources to the each dual gate single-electron transistor according to bias voltage.
机译:用途:双栅极单电子晶体管和使用MOS晶体管的多值逻辑电路以及使用该晶体管的多值逻辑系统提高了包括VLSI(超大规模集成)和ULSI的半导体器件的集成度(超大规模集成)通过提供多值增量文字门电路来实现。组成:多个恒流源(VDD)被施加到一个固定电流。双栅极单电子晶体管包括施加相同电位电平的输入电压的栅极。将不同电势电平的侧栅极输入电压施加到每个侧栅极。漏极分别连接到恒流源侧。一个电源分别连接到具有不同电位的电压源,该电压源代表多值逻辑电路的低阶逻辑值。 MOS晶体管串联连接在多个恒流源和多个双栅单电子晶体管之间。多个恒定电流源根据偏置电压将电流从多个恒定电流源传输到每个双栅极单电子晶体管。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号