首页> 外文会议>Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design >Low voltage tunnel transistor architecture and its viability for energy efficient logic applications
【24h】

Low voltage tunnel transistor architecture and its viability for energy efficient logic applications

机译:低压隧道晶体管架构及其在高能效逻辑应用中的可行性

获取原文
获取原文并翻译 | 示例

摘要

Since 1926 it is well accepted that the continuous nonzero nature of solutions to Schrodinger's wave equation used to represent electrons, even in classically forbidden regions of negative kinetic energy, allows for a finite and tunable probability of tunneling from one classically allowed region to another (for example band to band tunneling in a semiconductor). We have recently initiated the investigation of a novel transistor architecture based on such tunneling mechanism as a step towards exploring steep switching transistors for energy efficient logic applications. In this seminar, I will attempt to address the following topics regarding the tunnel transistor architecture: a) the choice of appropriate materials to tune the transfer characteristics over a specified gate swing b) the characteristic screening lengths to observe saturation in the output characteristics of the device needed to provide gain c) an effective way to estimate the switching speed of such devices and d) the importance(if any) of nonequilibrium carrier dynamics on the device terminal characteristics.
机译:自1926年以来,公认的是,用于表示电子的薛定inger波动方程解的连续非零性质,即使在负动能的经典禁止区域中,也允许从一个经典允许区域隧穿到另一个区域的有限且可调的概率(对于半导体中的带间隧穿示例)。我们最近开始研究基于这种隧穿机制的新型晶体管架构,这是探索用于节能逻辑应用的陡峭开关晶体管的一步。在本研讨会中,我将尝试解决有关隧道晶体管架构的以下主题:a)选择合适的材料以在指定的栅极摆幅上调整传输特性b)特征屏蔽长度以观察晶体管输出特性的饱和度提供增益所需的设备c)一种估计此类设备的开关速度的有效方法,以及d)非平衡载流子动力学对设备终端特性的重要性(如果有)。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号