首页> 外国专利> BANKED SLICE-TARGET REGISTER FILE FOR WIDE DATAFLOW EXECUTION IN A MICROPROCESSOR

BANKED SLICE-TARGET REGISTER FILE FOR WIDE DATAFLOW EXECUTION IN A MICROPROCESSOR

机译:在微处理器中的宽数据流执行的银行切片 - 目标寄存器文件

摘要

A computer system, processor, and method for processing information is disclosed that includes at least one computer processor, a register file associated with the at least one processor, the register file having a plurality of entries for storing data and sliced into a plurality of register banks, each register bank having a portion of the plurality of entries for storing data, one or more write ports to write data to the register file entries, and a plurality of read ports to read data from the register file entries; one or more read multiplexors associated with one or more read ports of each register bank and configured to receive data from the respective register banks; and one or more write multiplexors associated with one or more of the register banks.
机译:公开了一种计算机系统,处理器和用于处理信息的方法,其包括至少一个计算机处理器,与至少一个处理器相关联的寄存器文件,寄存器文件具有多个条目,用于存储数据并切片到多个寄存器中BANK,每个寄存器银行具有用于存储数据的多个条目的一部分,用于将数据写入寄存器文件条目的数据,以及从寄存器文件条目读取数据的多个读取端口;与每个寄存器组的一个或多个读取端口相关联的一个或多个读取多路复用器,并被配置为从各个寄存器组接收数据;和一个或多个与一个或多个寄存器库相关联的写多路复用器。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号