test circuit and tester for the examination of transistor circuits and the in these transistors provided in the installed state

• 1. 一种用于半导体场效应晶体管测试电路的安全栅 [P] . 中国专利： CN203643564U . 2014-06-11
• 2. 用于检查晶体管组件的功能性的方法和电子电路 [P] . 中国专利： CN113341290A . 2021-09-03
• 3. TESTER FOR IN-CIRCUIT SATURATED TRANSISTORS AND METHODS OF TESTING IN-CIRCUIT SATURATED TRANSISTORS [P] . 美国专利： US3588697A . 1971-06-28

  机译： 用于在线饱和晶体管的测试器和测试在线饱和晶体管的方法

• 4. Method for testing of integrated semiconductor circuits soldered in circuit boards and usage of a transistor tester for this method [P] . 欧洲知识产权局专利： EP0507168B1 . 1997-01-15

  机译： 用于测试焊接在电路板上的集成半导体电路的方法以及该方法的晶体管测试仪的使用

• 5. Method for testing of integrated semiconductor circuits soldered in circuit boards and usage of a transistor tester for this method [P] . 欧洲知识产权局专利： EP0507168A1 . 1992-10-07

  机译： 用于测试焊接在电路板上的集成半导体电路的方法以及该方法的晶体管测试仪的使用

• 1. Five New MVL Current Mode Differential Absolute Value Circuits Based on Carbon Nano-tube Field Effect Transistors(CNTFETs) [J] . Mojtaba Jamalizadeh, Fazel Sharifi, Mohammad Hossein Moaiyeri, 纳微快报：英文版 . 2010,第004期
• 2. Synthetic plasma and silicon tubular harness-based pure biological transistor amplifier circuit [J] . Killol Pandya, Shivprasad Kosta 生物医学研究杂志（英文版） . 2017,第005期
• 3. Synthetic plasma and silicon tubular harness-based purebiological transistor amplifier circuit [J] . 生物医学研究杂志：英文版 . 2017,第005期
• 4. Test circuits for characterizing power transistors in ZVS and ZCS circuits [C] . Trivedi, M., Evazians, Instrumentation and Measurement Technology Conference, 1998. IMTC/98. Conference Proceedings. IEEE . 1998
• 5. Design, Testing, and Modeling of Radio Frequency and Digital Circuits Using Metal-Ferroelectric-Semiconductor Field-Effect Transistors [D] . Hunt, Mitchell Ryan. 2020
• 6. Stable Logic Operation of Fiber-Based Single-Walled Carbon Nanotube Transistor Circuits Toward Thread-Like CMOS Circuitry [O] . Jae Sang Heo, Kyung-Tae Kim, Seok-Gyu Ban, 2018
• 7. Modellierung von Quanteneffekten in einem ladungsbasierten MOS-Transistor-Modell zur Simulation von nanoskalierten CMOS-Analogschaltungen [Modeling of quantum effects in a charge-based MOS transistor model for the simulation of nanoscaled CMOS analog circuits] [O] . Stegemann, S., Xiong, J., Mathis, Wolfgang 2009
• 8. Static and Dynamic Performance of Micropower Transistor Logic Circuits. Part I: Micropower Transistor Characterization [R] . Wagner, L. F., Gilson, R. A., Pitzalis, O., 1965

• 1. Low Leakage Power Sequential Circuits Using Multi-Vth at Nano-Scale Transistor [J] . Abdoul Rjoub ,Hassan Almanasrah . 能源与动力工程 . 2013,第001期
• 2. Graph Modeling for Static Timing Analysis at Transistor Level in Nano-Scale CMOS Circuits [J] . Abdoul Rjoub ,Almotasem Bellah Alajlouni ,Hassan Almanasrah . 电路与系统（英文） . 2013,第2期
• 3. 用于太赫兹单光子探测器读出电路的硅基单电子晶体管制备 [C] . LIU Yong-tao ,刘永涛 ,LI Xin-xing . 第三届全国太赫兹科学技术与应用学术交流会 . 2016
• 4. 基于非晶氧化物薄膜晶体管的AMOLED像素电路及集成栅极驱动电路的设计 [A] . 鲁佳浩 . 2014