首页> 外国专利> Capacitive integrated semiconductor cct. - has doped substrate and parallel layers doped to opposite conductivity embedded in substrate

Capacitive integrated semiconductor cct. - has doped substrate and parallel layers doped to opposite conductivity embedded in substrate

机译:电容集成半导体CCT。 -具有掺杂的衬底和掺杂为相反导电性的平行层嵌入衬底中

摘要

The integrated single-transistor memory storage element of capacitive type has a substrate doped into a first conductivity state. The locations intended for the capacitors are provided with several parallel layers doped into an opposite conductivity state. The embedded layers are connected in parallel by a connecting layer of identical conductivity. Preferably the layers are parallel to the substrate surface, one of them abutting the substrate surface and forming an inversion layer. Typically the substrate and the layers are of silicon. The layers are typically connectable to a pole of a voltage source, thus forming one electrode of the capacitor, the other one being formed by a metallised track on the substrate with an intermediate insulant.
机译:集成的电容型单晶体管存储器存储元件具有掺杂成第一导电状态的衬底。用于电容器的位置设有掺杂成相反导电状态的几个平行层。嵌入层通过导电率相同的连接层并联连接。优选地,这些层平行于衬底表面,其中一层邻接衬底表面并形成反型层。通常,衬底和层是硅。这些层通常可连接到电压源的极,从而形成电容器的一个电极,另一层由具有中间绝缘体的基板上的金属化迹线形成。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号