首页>
外国专利>
Logical network for stored data failure correction - uses redundant code to correct bit failures in integrated circuit network
Logical network for stored data failure correction - uses redundant code to correct bit failures in integrated circuit network
展开▼
机译:用于存储数据故障纠正的逻辑网络-使用冗余代码纠正集成电路网络中的位故障
展开▼
页面导航
摘要
著录项
相似文献
摘要
A logic network for correcting bit failures in stored binary data uses only one decoding network. The information is held in a register in a highly redundant code which is used to detect and correct any errors when the data is read out. A closed loop network with suitable logic properties reconstitutes the data correctly. With a sufficiently redundant code, the information may be corrected even if several bits have become corrupted. A suitable code for this purpose is briefly described, and consists of digital words built up from test characters. A voting system is used so that faulty readings may be rejected.
展开▼