首页> 外国专利> adoresubatsuhua circuit

adoresubatsuhua circuit

机译:渡边仲史

摘要

PURPOSE:To select any of non-inverting and inverting input data and to latch the operation result of input in the inside of a buffer by providing a control means selecting the input of the input data as it is and the input after processing to the input stage. CONSTITUTION:A transfer gate part consists of transfer gates 1, 1' and 2, 2' arranged symmetrically in terms of the circuit. The transfer gates 1, 1' and 2, 2' are provided to the input stage to select any of the non-inverting and inverting input data, and the input data (input address) is inputted as it is and latched or the inputted data is processed (e.g., brought into plus 1) and then inputted by controlling a signal given to each transfer gate thereby latching the data selectively (that is, switchingly).
机译:目的:通过提供控制装置,选择原样输入数据的输入和处理后的输入,以选择非同相和反相输入数据并将输入的运算结果锁存在缓冲器内阶段。组成:传输门部分由传输门1、1'和2、2'组成,这些传输门在电路方面对称排列。传输门1、1'和2、2'被提供给输入级以选择任何非反相和反相输入数据,并且输入数据(输入地址)被原样输入并锁存或输入数据处理(例如,加到加1)然后通过控制提供给每个传输门的信号来输入,从而有选择地(即,切换地)锁存数据。

著录项

相似文献

  • 专利
  • 外文文献
  • 中文文献
获取专利

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号